

UNITED STATES PATENT AND TRADEMARK OFFICE

600

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/535,233	03/24/2000	Masaya Kadono	SEL 171	1670
7590 10/20/2003 Cook Alex McFarron Manzo Cummings & Mehler Ltd			EXAMINER	
			COLEMAN, WILLIAM D	
200 West Adam	s Street	-		
Suite 2850		ART UNIT	PAPER NUMBER	
Chicago, IL 60606			2823	

DATE MAILED: 10/20/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

,	Application No.	Applicant(s)			
		KADONO ET AL.			
Office Action Summary	09/535,233				
	Examiner	Art Unit			
The MAILING DATE of this communication app	W. David Coleman	2823			
Period for Reply					
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). - Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). Status					
1) Responsive to communication(s) filed on 08 S	September 2003 .				
2a)☐ This action is FINAL . 2b)⊠ Th	is action is non-final.				
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213. Disposition of Claims					
4)⊠ Claim(s) <u>11-30</u> is/are pending in the application.					
4a) Of the above claim(s) is/are withdrawn from consideration.					
5) Claim(s) is/are allowed.					
6)⊠ Claim(s) <u>11-30</u> is/are rejected.					
7) Claim(s) is/are objected to.					
8) Claim(s) are subject to restriction and/or election requirement.					
Application Papers					
9) The specification is objected to by the Examiner. 10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.					
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).					
11) The proposed drawing correction filed on is: a) approved b) disapproved by the Examiner.					
If approved, corrected drawings are required in reply to this Office action.					
12) The oath or declaration is objected to by the Examiner.					
Priority under 35 U.S.C. §§ 119 and 120					
13)⊠ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).					
a)⊠ All b)□ Some * c)□ None of:					
1. Certified copies of the priority documents have been received.					
2. Certified copies of the priority documents have been received in Application No					
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 					
14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).					
a) ☐ The translation of the foreign language provisional application has been received. 15)☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.					
Attachment(s)					
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s)	5) Notice of Information	ry (PTO-413) Paper No(s) I Patent Application (PTO-152)			

Application/Control Number: 09/535,233 Page 2

Art Unit: 2823

· • · ·

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on September 8, 2003 has been entered.

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 11-18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lin et al., U.S. Patent 6,123,865 in view of Muraoka et al., U.S. Patent 4,339,340.
- 3. Pertaining to claims 11 and 15, <u>Lin</u> discloses a semiconductor process as claimed. See **FIG. 1** where <u>Lin</u> teaches a method of manufacturing a semiconductor device, comprising steps of:

forming a semiconductor film formed over a substrate 10; spinning the substrate (column 1, lines 40-41);

contact an etching solution to a surface of said semiconductor film and scattering the etching solution during said spinning, thereby contaminating impurities are removed from the

Art Unit: 2823

. . .

surface (etch products are removed, column 1, line 40). However, <u>Lin</u> fails to teach forming a gate insulating film after performing a spin etch of the semiconductor film of which the contaminating impurity has been removed. <u>Muraoka</u> teaches the removal of contaminants deposited on the surface of intermediate semiconductor products (see Abstract, second sentence). In view of <u>Muraoka</u>, it would have been obvious to one of ordinary skill in the art to incorporate the intermediate steps of <u>Muraoka</u> into the Lin semiconductor process because the treatment of a silicon wafer with an oxidizing acid results in the formation of a very thin oxide film on the surface of the wafer.

- 4. Pertaining to claims 14 and 16, Lin teaches wherein the contaminating impurity is removed by an acidic solution containing fluorine (hydrofluoric acid, column 2, lines 34).
- 5. Claims 13, 14, 17 and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lin et al., U.S. Patent 6,123,865 in view of Muraoka et al., U.S. Patent 4,339,340 as applied to claims 11 and 14 above, and further in view of Araujo et al., U.S. Patent 5,578,103.
- 6. The combined teachings discloses a semiconductor process substantially as claimed as discussed above. However, <u>Lin</u> in view of <u>Muraoka</u> fails to teach wherein the contaminating impurity element is at least selected from periodic table group I or periodic table group II consisting of Na, K, Mg, Ca and Ba. <u>Araujo</u> teaches wherein the contaminating impurity element is selected from periodic table group I. See column 2 of <u>Araujo</u> where sodium (Na) is taught as a contaminating impurity element from periodic table group I. In view of <u>Araujo</u>, it would have been obvious to one of ordinary skill in the art to incorporate the claimed contamination into the combined teaching process because sodium is a contaminating impurity

Application/Control Number: 09/535,233

Art Unit: 2823

* ...

from periodic table group I because sodium ions at the glass surface exchanged for hydrogen ions contaminate the liquid crystal (column 1, lines 34-35).

- 7. Claims 19, 20, 23, 24, 27 and 28 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lin et al., U.S. Patent 6,123,865 in view of Muraoka et al., U.S. Patent 4,339,340 and Yoshikawa et al., U.S. Patent 6,106,907.
- 8. Pertaining to claims 19, 23 and 27, Lin discloses a semiconductor process substantially as claimed. See FIG. 1 where Lin teaches a method of manufacturing a semiconductor device, comprising steps of:

forming a semiconductor film formed over a substrate 10; spinning the substrate (column 1, lines 40-41);

contact an etching solution to a surface of said semiconductor film and scattering the etching solution during said spinning, thereby contaminating impurities are removed from the surface (etch products are removed, column 1, line 40). Please note that polysilicon is a crystallized semiconductor film. However, Lin fails to teach forming a gate insulating film after performing a spin etch of the semiconductor film of which the contaminating impurity has been removed. Muraoka teaches the removal of contaminants deposited on the surface of intermediate semiconductor products (see Abstract, second sentence). In view of Muraoka, it would have been obvious to one of ordinary skill in the art to incorporate the intermediate steps of Muraoka into the Lin semiconductor process because the treatment of a silicon wafer with an oxidizing acid results in the formation of a very thin oxide film on the surface of the wafer. Please note that gate electrodes are inherent in the formation of an electrode (usually called "gate electrode") are one of the fundamental parts of a MOS system as disclosed by Muraoka (column 1, line 53).

Application/Control Number: 09/535,233

Art Unit: 2823

...

Yoshikawa teaches that the electrode layer can be the gate wiring layer. See FIG. 7, where Yoshikawa discloses a wiring layer 3a,5a,6a and 7a. In view of Yoshikawa, it would have been obvious to one of ordinary skill in the art to incorporate the gate wiring layers of Yoshikawa into the combined teachings of Lin and Muraoka because a liquid crystal device with metal electrodes can be formed with good adhesion (see Abstract of Yoshikawa, last sentence).

- Pertaining to claims 20, 24 and 28, Lin teaches wherein the contaminating impurity is removed by an acidic solution containing fluorine (hydrofluoric acid, column 2, lines 34).
- 10. Claims 21, 22, 25, 26, 29 and 30 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lin et al., U.S. Patent 6,123,865 in view of Muraoka et al., U.S. Patent 4,339,340 and Yoshikawa et al., U.S. Patent 6,106,907 as applied to claims 19, 20, 23, 24, 27 and 28 above, and further in view of Araujo et al., U.S. Patent 5,578,103.
- The combined teachings discloses a semiconductor process substantially as claimed as discussed above. However, Lin in view of Muraoka fails to teach wherein the contaminating impurity element is at least selected from periodic table group I or periodic table group II consisting of Na, K, Mg, Ca and Ba. Araujo teaches wherein the contaminating impurity element is selected from periodic table group I. See column 2 of Araujo where sodium (Na) is taught as a contaminating impurity element from periodic table group I. In view of Araujo, it would have been obvious to one of ordinary skill in the art to incorporate the claimed contamination into the combined teaching process because sodium is a contaminating impurity from periodic table group I because sodium ions at the glass surface exchanged for hydrogen ions contaminate the liquid crystal (column 1, lines 34-35).

Art Unit: 2823

. 20

Conclusion

12. Any inquiry concerning this communication or earlier communications from the examiner should be directed to W. David Coleman whose telephone number is 703-305-0004. The examiner can normally be reached on 9:00 AM-5:00 PM.

- 13. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Olik Chaudhuri can be reached on 703-306-2794. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.
- 14. Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

W. David Coleman

Primary Examiner

Art Unit 2823

WDC